请高手帮忙看一下这个verilog小程序

2025-01-05 07:40:22
推荐回答(1个)
回答1:

//这里改成:
else if(counter1==5'd40)
begin
counter1<=5'd0;
out1<=~out1;
end